In this paper, we propose a model of the width bias variation effect caused from non-ideal optical proximity correction (OPC) in deep sub-micron interconnect lines. By our electrical-only and non-destructive methodology, an accurate table of width bias or WEE (wire edge enlargement), which is necessary for back-end-of-line (BEOL) design on advanced deep sub-micron technology, can be fully extracted with error less than 5%.
Introductions
For deep sub-micron ULSI technology, as the size of interconnects (width and spacing) is scaling, because of non-linear distortion by optical diffraction, the real size on silicon is not always equal to the intended drawn size by the BEOL designers. In order to reduce the non-linear distortion depending on pitch (width plus spacing) and pattern density, we usually apply OPC to increase the manufacturing yield and reliability. But unfortunately, non-linear distortion in real world situations will not disappear even after application of OPC [1] . This is called the width bias variation effect, which will be more severe as the pitch scales down to the minimum rules.
Previously the width bias variation effect was not considered as the variation is little compared to the width or spacing. When using the advanced deep sub-micron technology, inherent error up to 30% may be occurred at minimum rules if this effect was not taken into account. Traditionally it is often to use time-wasting method such as simulation tools to fit capacitance curves [2] [3], or other destructive methods like transmission electron microscopy (TEM) or scanning electron microscopy (SEM) to extract the metal width and thickness. In this paper, we propose a methodology with the advantages of non-destructive and time-saving to extract the width bias with high accuracy less than 5%. Figure 1 shows the test-key structure where there is a signal line with two adjacent grounding lines on two sides between two floating plates. We choose M1 (metal 1), M3 and M8 of deep sub-micron process responsible for different BEOL processes for the experiment. The electrical measurements of metal line capacitance and resistance are based on the charge-based capacitance measurement (CBCM) method [4] and Kelvin structure [5] , respectively, with high resolutions. For CBCM measurement, putting the same lead lines on reference side as those from driving transistor to the signal line on the experiment side, pure capacitances responsible for the signal lines can be derived by subtracting these common parasitic capacitances. Fig. 2 shows the signal line structure and the influence of resistance in this effect on M1 interconnect wires. The cross section of metal is assumed to be rectangular. Because the resistance of the barrier is much larger than for copper, the reciprocal of the metal line resistance can be shown as follows:
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( 1) where ρ and L are the resistivity and length of copper respectively, and the other parameters are shown in inset of Fig. 2 . Please note that 4X~1X are referred to the multiples of minimum rules in width or spacing for every metal layer. From (1), the relationship between 1/R and width is linear for fixed Δw and T M . This linear relationship is very clear for widths of 4X to 2X for all spacings. However, the deviation from the linear trend at 1X width originates from the different Δw. The effect is less serious for M3 and M8 than for M1, as shown in Fig. 3 and 4 respectively, because the ratio of Δw to width or spacing is small enough to neglect the variation between the real and drawn width. In addition, the width biases of spacings of 2X to 4X should be the same because these three lines overlap. These three overlapped lines are different from that of 1X spacing due to the increased ratio of width bias to spacing. From (1), Δw at large width, denoted by Δw 1 , can be derived as follows: (2) where the intercept is and the slope is . The advantage of this equation is that it would not be influenced by erosion, dishing, or variation in resistivity. Due to the same slope in Fig. 2 for widths from 4X to 2X at any spacing for M1, the value of (T M -T B )/ρL is almost the same. This means that if the changes in resistivity ρ are small, metal thickness T M responsible for dishing or erosion effect is unchanged for fixed T B . The same is true for M3 and M8.
The total capacitance C T as shown in (3) is composed of the area capacitance C a (proportional to real width), the coupling capacitance C c (inversely proportional to real spacing), and the fringing capacitance C f (a weak function of real spacing).
where ε dT (ε dB ) and t T (t B ) refer to the equivalent permittivity and the thickness of the dielectric between the metal line and the top (bottom) plate, respectively. ε S is the equivalent permittivity of the spacing. Fig. 5 shows the linear relationship between C T and signal line width for widths of 4X to 2X for all spacings of M1. The linear trend of C T with width implies the spacings between two metal lines are equal (it means equal width bias Δw) so that C c is the same for all these cases. If the width biases at each width in the same spacing are not equal, C c would also be changed as shown in (3) and C T would not be linear with width. There are also deviations from the linear trend for widths of 2X to 1X. This deviation shows that C c is different for these two cases because of the change in Δw. Fig. 6 shows the cases for M3. Because C c at some width is inversely proportional to spacing, so
where C c2 is the coupling capacitance at point 2 of Fig. 5 and can be extracted from the test-key structure shown in Fig. 7 . C c1 can be derived as follows: (5) where C a ' =ΔC a /Δw=ΔC T /Δw. The width bias at small width, denoted by Δw 2 which differs from that at large width, can be extracted from (4) and (5). Fig. 9 shows the comparison for M3. The percentage errors are below 5% without any tuning for M1 as shown in Fig. 10 . Because the influence on M8 is small, the differences between considering and not considering width bias effect are very small.
Conclusions
The width bias variation effect is most significant especially when width and spacing reach the minimum rules at lower metal layer. We have successfully developed an electrical-only and non-destructive methodology, which could also be applied to future advanced deep sub-micron technology, to extract width bias by using specific test keys for capacitance and resistance. 
